Abstract: Multi-valued logic (MVL) circuits, especially the ternary logic circuits, have attracted great attention in recent years due to their higher information density than binary logic systems.
Abstract: This paper focuses on developing an improved arithmetic optimization algorithm to achieve better convergence during exploration and exploitation phases. The proposed algorithm has been ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results