Abstract: A 1.3–4-GHz quadrature-phase digital delay-locked loop (DDLL) with sequential delay control and a reconfigurable delay line is designed using a 28 nm CMOS process. The time resolution of the ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback